By Topic

Driving source-line (DSL) cell architecture for sub-1-V high-speed low-power applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mizuno, H. ; Central Res. Lab., Hitachi Ltd., Tokyo, Japan ; Nagano, T.

A novel SRAM cell architecture for sub-1-V high-speed operation is proposed without using either low-V/sub th/ MOSFETs or modifying the cell layout pattern. A source-line connected to the source terminals of driver MOSFETs is controlled to be negative and floating in the read- and write-cycles, respectively. The cell-access time is reduced to 1/4-1/2 at a supply voltage of 0.5-1.0 V. Limiting the bit-line swing reduced the writing power needed to charge the bit-lines to 1/10, and it realizes a faster write-recovery. The feasibility of low-power 100 MHz operation over a wide range of supply voltages is demonstrated.

Published in:

VLSI Circuits, 1995. Digest of Technical Papers., 1995 Symposium on

Date of Conference:

8-10 June 1995