Referenced Items are not available for this document.
This paper reports the design of an input-triggered polymorphic ASIC for H.264 baseline decoder. Hardware polymorphism is achieved by selectively reusing hardware resources at system and module level. Complete design is done using ESL design tools following a methodology that maintains consistency in testing and verification throughout the design flow. The proposed design can support frame sizes from QCIF to 1080p.
Published in:
Application-specific Systems, Architectures and Processors, 2009. ASAP 2009. 20th IEEE International Conference on
Date of Conference: 7-9 July 2009
- Page(s):
- 106 - 113
- ISSN :
- 2160-0511
- E-ISBN :
- 978-0-7695-3732-0
- Print ISBN:
- 978-0-7695-3732-0
- INSPEC Accession Number:
- 10816203
- Conference Location :
- Boston, MA
- Digital Object Identifier :
- 10.1109/ASAP.2009.7
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
