Referenced Items are not available for this document.
A hybrid design scheme for the synthesis of asynchronous circuits is described which exploits the rapid design time achievable using the Tangram silicon complier (developed by Philips), the high performance of 4-phase micropipelines and the use of synchronous design techniques to increase concurrency and therefore performance. Trade-offs between area, power performance and design time are thus supported. Substantial performance gains and power reduction may be achieved
Published in:
Asynchronous Design Methodologies, 1995. Proceedings., Second Working Conference on
Date of Conference: 30-31 May 1995
- Page(s):
- 91 - 98
- Meeting Date :
- 30 May 1995-31 May 1995
- Print ISBN:
- 0-8186-7098-3
- INSPEC Accession Number:
- 5044976
- Conference Location :
- London
- Digital Object Identifier :
- 10.1109/WCADM.1995.514646
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
