A Robust High Speed Serial PHY Architecture With Feed-Forward Correction Clock and Data Recovery | IEEE Journals & Magazine | IEEE Xplore