By Topic

A new generation of ORCA FPGA with enhanced features and performance

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Ngai, T. ; AT&T Microelectronics, Allentown, PA, USA ; Singh, S. ; Britton, B.K. ; Leung, W.B.
more authors

This paper describes the new AT&T Optimized Reconfigurable Cell Array (ORCA) 2CA and 2TA series of Field-Programmable Gate Arrays (FPGAs). Both series are based on the ORCA 2C/T architecture, but migrated to the advanced AT&T 0.35 μ CMOS processes. These two processes are individually optimized for 5V and 3.3V operations. In addition, architectural innovations are incorporated into the new series to enhance both performance and functionality. These include: Efficient support of parallel multiplier Efficient support of synchronous single-port and dual-port memories Streamlined creation of large memory using port-enable control and internal tristate buffers Easy system integration with the 5V-tolerant input/output buffers, found on the 3.3V 2TA series. As the result, the ORCA 2CA/2TA arrays are significantly smaller and 15%/30% faster (PFU speed) than the corresponding 0.5 μ 2C/T arrays

Published in:

Custom Integrated Circuits Conference, 1996., Proceedings of the IEEE 1996

Date of Conference:

5-8 May 1996