By Topic

Skew minimization techniques for 256M-bit synchronous DRAM and beyond

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)

A major issue in designing a high speed synchronous DRAM (SDRAM) is how to minimize skews, most of which are generated due lo unequal read/write data paths, different enable/disable times between column select lines (CSLs), unequal distribution of clock and unequal cell conditions. In this paper, we will present various circuit techniques for minimization of the skews to achieve the irtaxiiiium intemal clock frequency of a 256M-hit SDRAM.

Published in:

VLSI Circuits, 1996. Digest of Technical Papers., 1996 Symposium on

Date of Conference:

13-15 June 1996