By Topic

A 2-GHz 1.6-mW phase-locked loop

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
B. Razavi ; AT&T Bell Labs., Holmdel, NJ, USA

High-speed low-power phase-locked loops (PLLs) are an integral part of frequency synthesizers and clock recovery circuits. This paper describes the design of a 2 GHz PLL that employs a number of circuit techniques to reduce the power dissipation to 1.6 mW with a 3 V supply. Fabricated in an 18 GHz 0.6 /spl mu/m BiCMOS technology, the PLL utilizes fully-differential signals to improve the rejection of common-mode disturbances. The PLL design has a fairly standard architecture, but with the phase detector, the low-pass filter (LPF), and the voltage-controlled oscillator (VCO) merged so as to save power dissipation. The amplifier interposed between the LPF and the VCO operates at low frequencies, thus consuming negligible power.

Published in:

VLSI Circuits, 1996. Digest of Technical Papers., 1996 Symposium on

Date of Conference:

13-15 June 1996