By Topic

Micro yield modeling for IC processes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
A. Y. Wong ; Fairchild Res. Centre, Nat. Semicond. Corp., Santa Clara, CA, USA ; L. C. Krott

A methodology to model IC yield variations among products and processes has been developed. This methodology decomposes the product yield into a non-random systematic yield term Ys and a random yield term Yr, and models them independently. The systematic yield portion of the product yield is extracted by multiple die yield analysis, while the random portion of the product yield is modeled using test chip data and product layout analysis of yield sensitive areas. Furthermore, the micro yield model is capable of not only making real time product yield projections, but is also capable of providing confidence intervals around those projections. Experimental results show good agreement between the predicted and actual product yields

Published in:

Microelectronics and VLSI, 1995. TENCON '95., IEEE Region 10 International Conference on

Date of Conference:

6-10 Nov 1995