By Topic

Strain-gauge mapping of die surface stresses

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
S. A. Gee ; Signetics Co., Sunnyvale, CA, USA ; W. F. Van Den Bogert ; V. R. Akylas

The distribution of die surface stresses in integrated circuits has been determined experimentally using a specially designed semiconductor-strain-gauge array. Specifically, 28-pin dual-in-line packages were assembled with different molding compounds and subjected to thermal shock testing. To monitor changes in the mechanical integrity of the package, surface stress from the samples were plotted along various die symmetry axes. These profiles show that principal stresses are highest at the center of the die, while maximum in-plane shear stresses are highest at the corners. The principal stress levels at the center of the die are useful in comparing different molding compound formulations, while maximum shear stresses are useful in evaluating changes in mechanical integrity due to accelerated life testing

Published in:

IEEE Transactions on Components, Hybrids, and Manufacturing Technology  (Volume:12 ,  Issue: 4 )