By Topic

Synchronous controller models for synthesis from communicating VHDL processes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Narasimhan, N. ; Dept. of Electr. & Comput. Eng., Cincinnati Univ., OH, USA ; Roy, J. ; Vemuri, R.

VHDL permits design descriptions with communicating multiple processes and provides signal assignments and wait statements to facilitate coordination and communication among the processes. These constructs lead to concise behavioral specifications but make controller generation in high level synthesis difficult. Current work on synthesis from VHDL restricts the behavioral subset, excluding or limiting the use of some of these constructs, thus leading to simple controller structures. Our paper proposer a controller model based on multiple, synchronous, communicating finite state machines. The proposed controller model permits the use of multiple processes with signal assignments and wait statements in behavioral specifications

Published in:

VLSI Design, 1996. Proceedings., Ninth International Conference on

Date of Conference:

3-6 Jan 1996