By Topic

Architecture of the WE32200 chip set

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
M. S. Nelson ; AT&T Inf. Syst., Holmdel, NJ, USA ; J. Cruz-Rios ; B. Ng ; W. S. Wu

Four members of the WE32200 chip set are described. They are the WE32200 central processing unit (CPU), the WE32201 memory management unit (MMU), the WE32204 direct memory access controller (DMAC), and the WE32206 math acceleration unit (MAU). These chips constitute the VLSI core of a general-purpose computing environment supporting virtual memory and IEEE standard floating point arithmetic. The internal architecture of the microprocessor is presented, and the novel features of the four units are examined.<>

Published in:

Compcon Spring '88. Thirty-Third IEEE Computer Society International Conference, Digest of Papers

Date of Conference:

Feb. 29 1988-March 3 1988