By Topic

Physical and electrical analysis of the stress memorization technique (SMT) using poly-gates and its optimization for beyond 45-nm high-performance applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
T. Miyashita ; Fujitsu Laboratories Ltd., Japan ; T. Owada ; A. Hatada ; Y. Hayami
more authors

We have investigated the stress memorization technique (SMT) using poly-gates through both physical analysis and electrical characterization. It has been clarified that channel compressive strain in the vertical direction originates from poly-gate volume expansion, which is associated with both grain growth and highly concentrated impurities implanted into gates. By optimizing key factors in the SMT process with arsenic (As) source/drain (SD), we have achieved competitive NFET drive current compared to that with phosphorus (P) SD with lower parasitic resistance which requires extra offset spacers for SD implantation. For further scaling of gate pitches beyond 45-nm node and enhancing NFET performance, well-optimized SMT with As-NSD is indispensable technology for both poly and metal gates.

Published in:

2008 IEEE International Electron Devices Meeting

Date of Conference:

15-17 Dec. 2008