By Topic

Signal Integrity Analysis of High-Speed Single-Ended and Differential Vias

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Zuowei Shen ; Avago Technologies, 350 West Trimble, San Jose, CA, USA, 95131 ; Jian Tong

As data communication speed increases beyond 10 Gbps, designing for optimal signal integrity becomes critical to ensure reliable data. In the high speed board/package design, designers are trying to eliminate or minimize all the impedance mismatches along the high speed signal path. When multilayer board is used to increase the signal density, via structures are unavoidable to connect the signal, ground and power supply traces on different layers. High speed via transitions usually bring impedance discontinuities with them which will cause signal reflections and distortions compromising signal integrity. The deterioration of signal integrity will generate additional jitter and decrease the data eye opening ultimately jeopardizing the reliability of the data. This paper addresses designing for signal integrity at 10 Gbps by comparing the signal integrity of single ended and differential through-hole vias for the designer. In each case, the impedance mismatch at the via transition can be minimized by optimizing a few parameters such as pitch size, via diameter, via height, excess via stub, antipad size and ground via locations. The impacts of these parameters are investigated with the help for a full-wave electromagnetic simulation and verified by measurements.

Published in:

Electronics Packaging Technology Conference, 2008. EPTC 2008. 10th

Date of Conference:

9-12 Dec. 2008