By Topic

Determining noise levels in VLSI circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Poltz, J. ; OptEM Engineering Inc., Calgary, Alta., Canada

Electromagnetic modeling of VLSI interconnects and interconnect circuit simulation are discussed. The Helmholtz equation is used to build models which include eddy-current loss and dielectric loss. Equivalent circuits with high cutoff frequencies and the smallest possible number of components are assembled. The performance of a VLSI interconnect at different clock rates is analyzed

Published in:

Electromagnetic Compatibility, 1993. Symposium Record., 1993 IEEE International Symposium on

Date of Conference:

9-13 Aug 1993