By Topic

Real-time image super resolution using an FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Oliver Bowen ; Department of Electrical and Electronic Engineering, Imperial College London, UK ; Christos-Savvas Bouganis

Image super resolution is the process of combining a set of overlapping low-resolution images to produce a single high-resolution image. In this paper, a novel real-time super-resolution system is presented which is based on a weighted mean super-resolution algorithm combined with the existing fast and robust multi-frame super-resolution algorithm. The resource requirements of the proposed architecture scale linearly with the targeted image quality, making it ideally suited for a variety of real-time applications such as HDTV. Simulation results demonstrate a speed-up of three orders of magnitude over optimized software implementations with negligible loss to image quality.

Published in:

2008 International Conference on Field Programmable Logic and Applications

Date of Conference:

8-10 Sept. 2008