By Topic

Pixel-level delta-sigma ADC with optimized area and power for vertically-integrated image sensors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mahmoodi, A. ; Dept. of Electr. & Comput. Eng., Alberta Univ., Edmonton, AB ; Joseph, D.

Area and power optimization of a first-order delta-sigma analog-to-digital converter (ADC) for pixel-level data conversion is presented. The ADC is designed for use in a vertically-integrated logarithmic CMOS image sensor. A switched-capacitor modulator with minimum area has been employed. Unlike other similar structures, the decimation is performed inside the pixel to decrease its output bit rate. The proposed ADC has an area of 32 times 31 mum2 and consumes 680 nW of power to achieve 80 dB of signal-to-noise ratio with a frame rate of 50 Hz. The circuit was implemented in 0.18 mum CMOS technology with a die area of 2 mm2 and has been sent for fabrication.

Published in:

Circuits and Systems, 2008. MWSCAS 2008. 51st Midwest Symposium on

Date of Conference:

10-13 Aug. 2008