Cart (Loading....) | Create Account
Close category search window
 

Self-Reconfigurable Analog Array Integrated Circuit Architecture for Space Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Keymeulen, D. ; Jet Propulsion Lab., Pasadena, CA ; Stoica, A. ; Zebulum, R. ; Katkoori, S.
more authors

Development of analog electronics solutions for space avionics is expensive and time-consuming. Lack of flexible analog devices, counterparts to digital Field Programmable Gate Arrays (FPGA), prevents analog designers from the benefits of rapid prototyping. This forces them to expensive and lengthy custom design, fabrication, and qualification of application specific integrated circuits (ASIC). The limitations come from two directions: first, commercial Field Programmable Analog Arrays (FPAA) have very limited variability in the building block components offered on-chip (practically only one type of operational amplifiers/ comparator per chip); and second, these are only qualified for best case scenarios for military grade (-55degC to +125degC). However, the analog circuitry required for sensing and control impose a larger component variability. Moreover, in order to avoid large overheads in mass, energy and wiring, there is a growing trend towards avoiding thermal and radiation protection by developing extreme environment electronics, i.e. electronics that maintain correct operation while directly exposed to temperature extremes e.g., on Moon (-180degC to +125degC). This paper describes a recent FPAA design, the Self-Reconfigurable Analog Array (SRAA) that was developed at JPL. It overcomes both limitations: a larger variety of analog building block components in the cells of the array and the possibility to operate over a wide range by compensating deviations due to temperature using a built in general purpose genetic algorithm (GA) engine as an IP core.

Published in:

Adaptive Hardware and Systems, 2008. AHS '08. NASA/ESA Conference on

Date of Conference:

22-25 June 2008

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.