Block-Level Relaxation for Timing-Robust Asynchronous Circuits Based on Eager Evaluation | IEEE Conference Publication | IEEE Xplore