Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 5:00 PM ET (12:00 - 21:00 UTC). We apologize for the inconvenience.
By Topic

Spintronic Device Based Non-volatile Low Standby Power SRAM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

SRAM is an indispensable component in modern microprocessors to store copies of the most frequently used data from the main memory. The high write/read speed of SRAM assures the desired memory throughput required by the internal high operating frequency of the microprocessor. However SRAM memory is volatile, which causes some drawbacks for computer systems such as high standby power and low data security etc. Spintronic devices as magnetic tunnel junction (MTJ) features non-volatility, high write/read speed and exhibits good interface with CMOS. They have therefore the potential to overcome the SRAM limitations. In this paper, we present a Non-Volatile SRAM that combines MTJ devices with classical SRAM. Used in a microprocessor, it can ldquosnapshotrdquo the currently-executing program and data from SRAM to the relating MTJ cells at regular intervals. If its power supply is interrupted, this self-checkpointing processor can near-instantly (~700 ps) restore its state from the last checkpoint, allowing it to resume execution with little loss of progress. The non-volatility of MTJ and the high data recovering speed allows the NVSRAM to consume nearly zero standby power.

Published in:

Symposium on VLSI, 2008. ISVLSI '08. IEEE Computer Society Annual

Date of Conference:

7-9 April 2008