By Topic

Noise Analysis and Simulation Method for a Single-Slope ADC With CDS in a CMOS Image Sensor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jimin Cheon ; Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul ; Gunhee Han

Many mixed-signal circuits are nonlinear time-varying systems whose noise estimation cannot be obtained from the conventional frequency domain noise simulation (FNS). Although the transient noise simulation (TNS) supported by a commercial simulator takes into account nonlinear time-varying characteristics of the circuit, its simulation time is unacceptably long to obtain meaningful noise estimation results. Since the single-slope analog-to-digital converter with correlated double sampling (CDS/SS-ADC) in a CMOS image sensor (CIS) is composed of several operation phases in which the circuit topologies are different from each other, the noise cannot be estimated by the conventional FNS. This paper presents a noise estimation method for the CDS/SS-ADC that uses the FNS results while the transient noise behavior is taken into account. The proposed method provides noise estimation results closer to that of the TNS than the conventional FNS, whereas the simulation time is about the same as that of the FNS.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:55 ,  Issue: 10 )