High speed current-mode signalling for interconnects considering transmission line and crosstalk effects

In this work an efficient approach is used to optimize the power and delay of the global interconnects. The low swing method is optimized and used for various lengths of the global interconnects. Current Mode Driver and Receiver (CMDR) technique are presented. Additionally, a random search algorithm known as Simulated Annealing (SA), improved by an intelligent fashion using a piecewise linear and logarithmic cost function, has been employed to optimize power and delay of the long global interconnects. For verification purposes, several circuits are designed and simulated with Hspice for 0.13μm technologies. The simulation results show a 25% reduction in power and a 28% reduction in delay with respect to previous designs in the literature.