By Topic

Metastability tolerant mesochronous synchronization

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Syed Rafay Hasan ; Dept. of Electrical and Computer Engineering, Concordia University, Montreal, Canada ; Yvon Savaria

In this work, a new synchronization scheme for mesochronous communication is proposed. This design has better metastability tolerance compared to state-of-the-art synchronizers. It has low latency and is only composed of standard digital components. This solution avoids the prevalent assumption, in many contemporary synchronizing techniques, of solving the metastability in half a clock cycle. The new design achieves latency as low as one clock cycle for a 500 MHz, system clock, under 0.18 micron TSMC technology. A proof of concept simulation is performed and a comprehensive design methodology is proposed.

Published in:

2007 50th Midwest Symposium on Circuits and Systems

Date of Conference:

5-8 Aug. 2007