Referenced Items are not available for this document.
A novel binary phase-shift keying (BPSK) demodulator architecture is presented. The design employs a phase frequency detector based phase-locked loop allowing for robust performance compared to prior art. Two different circuit implementations for the novel demodulator architecture are proposed. Based on theoretical analysis, the maximum data rate of the demodulator is derived to be 1/8th of the carrier frequency. For experimental validation, a prototype was implemented for a 13.56-MHz BPSK demodulator in a 0.5-mum CMOS technology. The circuit occupies 1 mm2 chip area and consumes 3-mW power without any circuit optimization and can be further improved. Bit-error rate measurements have also been presented for a 20-kbs data rate.
Published in:
Circuits and Systems I: Regular Papers, IEEE Transactions on
(Volume:55
,
Issue:
6
)
Date of Publication: July 2008
- Page(s):
- 1478 - 1484
- ISSN :
- 1549-8328
- INSPEC Accession Number:
- 10117094
- Digital Object Identifier :
- 10.1109/TCSI.2008.918174
- Product Type:
- Journals & Magazines
- Date of Publication :
- 08 February 2008
- Date of Current Version :
- 15 July 2008
- Issue Date :
- July 2008
- Sponsored by :
- IEEE Circuits and Systems Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
