By Topic

Design and Analyze the Communication in the Multi-Core Soc Driven by Petri Net

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yu Yonggang ; Zhejiang University, China ; Chen Tianzhou ; Dai Hongjun

With the development of integrated circuit, SoC technology has played an important role gradually. To increase the speed of the chip and system design further, multi-core architecture has been a new trend in the SoC field, while an important problem of multi- core architecture is the communication among the different cores. In this paper, Petri net is used as a model to describe asynchronous and concurrent computer system, including strict mathematics definition, audiovisual figure show, abundant of describing methods and analysis technology. A formal co-verification approach of SoC with controlled Petri net tools is proposed and an example is described in detail, including the abstract of the design and the analysis of the multi-core SoC system from the definition of Petri net to the use of these tools.

Published in:

Autonomic and Autonomous Systems, 2007. ICAS07. Third International Conference on

Date of Conference:

19-25 June 2007