Cart (Loading....) | Create Account
Close category search window
 

Development of thin Flip-Chip BGA for Package on Package

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Suzuki, Y. ; NEC Electron. Corp., Sagamihara ; Kayashima, Y. ; Maeda, T. ; Matsuura, Y.
more authors

A thin flip-chip (FC) BGA with a 65 nm device has been developed for the bottom package of package on package (PoP) packaging for mobile equipment. The device has a low-k interlayer dielectric (ILD) that is known to be fragile material, and the device and the substrate are connected by lead-free solder bumps in taking environmental safeguards into account. The bumps are arranged in 120 um pitch staggered array. A package height of as low as 0.85 mm (nom) was established and 0.76 mm (nom) is under development. To use this package of 0.76 mm (nom) heights for PoP packaging the total height of the PoP after stacking a memory MCP with a height of 0.85 mm (nom) result in a total height of 1.4 mm (max). The package size is 14 mm sq., and we are able to produce larger package size applying the developed techniques. This paper explains three challenges in developing a thin FCBGA. The challenges are, first, the warpage of a thin package, second, connective reliabilities of solder bumps, and last, reliabilities of the 65 nm device with low-k ILD. The influence of making package thinner was examined by the stress simulation using various die and substrate thicknesses. And the verification experiment was also conducted. Then, the further simulation was conducted to reduce the package warpage, which is significant to the thinner outline, and to examine the stresses derived from reduced warpage, using various package materials. The package warpage of 80um or less was the result of the simulation for the optimum combination of the materials, and was confirmed by the physical experiments. This package also passed the qualification test. Thus, a thin FCBGA that has high reliability and low warpage was developed.

Published in:

Electronic Components and Technology Conference, 2007. ECTC '07. Proceedings. 57th

Date of Conference:

May 29 2007-June 1 2007

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.