By Topic

Executing Algorithms for Dynamic Dataflow Reconfigurable Hardware -The Operators Protocol

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Luiz e Silva, J. ; Dept. of Sao Paulo, Sao Paulo Univ. ; Marques, E.

The increase of the demand for computational capacity, flexibility and low power, have been the requisite to define parts of the application program, that can be executed direct into the hardware. This is one of the definition for reconfigurable computing, where a full processor and a reconfigurable hardware are totally inside of the same chip. Altera Nios and Xilinx Microblaze are examples of those systems. The dynamic dataflow model explores the parallelism in a natural form. This paper describe the protocol for synchronize the data into a dataflow graph implemented with XilinxregISE 8.2i as part of implementation of an dynamic dataflow graphs model, direct into the hardware. The result for "proof-of-concept" of the protocol is presented to the end of this paper

Published in:

Reconfigurable Computing and FPGA's, 2006. ReConFig 2006. IEEE International Conference on

Date of Conference:

Sept. 2006