By Topic

Performance Improvement of Shunt Active Power Filter With Dual Parallel Topology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

This paper describes the control and parallel operation of two active power filters (APFs). Possible parallel operation situations of two APFs are investigated, and then the proposed topology is analyzed. The filters are coupled in a combined topology in which one filter is connected in a feedback loop and the other is in a feedforward loop for harmonic compensation. Thus, both active power filters bring their own characteristic advantages, i.e., the feedback filter improves the steady-state performance of the harmonic mitigation and the feedforward filter improves the dynamic response. Another characteristic of the proposed topology is the possibility of joint operation of both filters either as frequency-sharing or load-sharing, with or without redundancy. The frequency-sharing operation is possible due to the control algorithm, which is based on selective harmonic compensation using equivalent harmonic integrators. Implementation details and a discussion on the efficiency improvement for various switching frequencies are provided. The evaluation of the proposed topology concludes that this approach is very practical for achieving both low and high order harmonic compensation and stable grid operation. This is supported by extensive measurement results on a 15-kVA laboratory setup, indicating a reduction in total harmonic current distortion from the existing 30% to less than 2% for a typical adjustable speed drive application

Published in:

IEEE Transactions on Power Electronics  (Volume:22 ,  Issue: 1 )