By Topic

Statistical timing optimization of combinational logic circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jyu, H.-F. ; Dept. of Electr. Eng., Princeton Univ., NJ, USA ; Malik, S.

High performance circuit design is becoming increasingly important in VLSI design. The most important problem faced in the design of these circuits is to meet a certain performance level. In the past few years CAD algorithms and tools have been well developed that improve the performance of logic circuits in the sense that the worst case delay is minimized. However, manufacturers recognize that worst case delay models are typically pessimistic and the manufactured ICs will have a range of performances reflecting the manufacturing variations. Thus, the real problem that needs to be solved in the performance optimization of these circuits is to maximize the percentage of fabricated circuits that will achieve a certain performance level, as opposed to minimizing the worst case delay which has been the focus thus far. We develop methods to improve the statistical timing behavior of a combinational logic circuit, given probability distributions for the gate and wire delays. This work uses a statistical timing analysis technique developed earlier to drive timing optimization in the right direction to achieve a prescribed goal with the least area overhead

Published in:

Computer Design: VLSI in Computers and Processors, 1993. ICCD '93. Proceedings., 1993 IEEE International Conference on

Date of Conference:

3-6 Oct 1993