By Topic

FIFO design for a high-speed network interface

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
S. Sathaye ; Network Archit. & Performance, Digital Equipment Corp., Littleton, MA, USA ; K. K. Ramakrishnan ; H. Yang

We address issues in determining FIFO sizes necessary for high-performance, in an integrated high-speed network interface, using a 100 Mbps Fast Ethernet controller as an example. A detailed analytical model is developed which accounts for system design choices, in addition to network parameters such as packet size and rate. The model yields insight into the impact of system parameters, such memory latency and maximum DMA transfer size, on the size of FIFOs required. The model also shows that the worst-case, in terms of receive-FIFO required, is not necessarily when back-to-back minimum size packets are received, but depends on the system parameters such as maximum DMA transfer size. We also study the possibility of FIFO underflows for the transmit direction

Published in:

Local Computer Networks, 1994. Proceedings., 19th Conference on

Date of Conference: