Cart (Loading....) | Create Account
Close category search window
 

Partial reset: An inexpensive design for testability approach

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mathew, B. ; Coordinated Sci. Lab., Univ. of Illinois, Urbana, IL, USA ; Saab, D.G.

A design for testability (DFT) method called partial reset is studied. Reset lines are added to a subset of the flip-flops. partial reset improves the fault coverage of sequential circuit, on the average, by 15% over the fault coverage of the original circuit. This approach has lower overhead in terms of test application time and hardware area when compared to scan techniques. This method has been tested on the 1989 ISCAS sequential benchmark circuits and favorable results have been obtained

Published in:

Design Automation, 1993, with the European Event in ASIC Design. Proceedings. [4th] European Conference on

Date of Conference:

22-25 Feb 1993

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.