Adding hardware for testability in synthesized data paths | IEEE Conference Publication | IEEE Xplore