By Topic

A data parallel C and its platforms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
M. Gokhale ; David Sarnoff Res. Center, Princeton, NJ, USA ; J. D. Schlesinger

dbC is a data parallel extension to ANSI C similar to Thinking Machines C* and MasPar MPL. To facilitate bit-oriented computation, dbC supports computation with arbitrary precision integer data, bit string extraction and insertion, and function parameters with dynamic bit length. In this paper, we describe dbC and its mapping to three very different architectures: (1) Terasys, an experimental SIMD machine which associates a single-bit processor with a column of SRAM memory; (2) Splash-2, a reconfigurable logic array of Xilinx Field Programmable Gate Arrays (FPGAs) that operates as a parallel co-processor; and (3) clusters of Condor-controlled workstations communicating via the MNFS distributed shared memory

Published in:

Frontiers of Massively Parallel Computation, 1995. Proceedings. Frontiers '95., Fifth Symposium on the

Date of Conference:

6-9 Feb 1995