By Topic

A 1.5 GIPS video signal processor (VSP)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
H. Veendrick ; Philips Res. Lab., Eindhoven, Netherlands ; O. Popp ; G. Postuma ; M. Lecoutere

A general purpose, programmable, digital video signal processor has been designed for efficient processing of real-time video signals. The chip is fabricated in a 0.8 μm CMOS technology on a die of 156 mm 2. The parallel architecture of 28 processing elements realizes a throughput of 15 GIPS at a clock-frequency of 54 MHz. To achieve such a throughput, many of the blocks are custom designed. Special attention has been given to clock routing. Dedicated measures have been taken to reduce power and ground bounce. One of them is the inclusion of a low-voltage I/O mode, which also limits the power consumption. A set of programming tools supports the development of applications

Published in:

Custom Integrated Circuits Conference, 1994., Proceedings of the IEEE 1994

Date of Conference:

1-4 May 1994