By Topic

An automatic temperature compensation of internal sense ground for subquarter micron DRAM's

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Ooishi, T. ; ULSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan ; Komiya, Y. ; Hamade, K. ; Asakura, M.
more authors

This paper describes DRAM array driving techniques and the parameter scaling techniques for low voltage operation using the boosted sense ground (BSG) scheme and further improved methods. Temperature compensation and adjustable internal voltage levels maintain a small subthreshold leakage current for a memory cell transistor (MC-Tr), and a distributed BSG (DBSG) scheme and a column decoded sensing (CDS) scheme achieve the effective scaling. These schemes can set the DRAM array free from the leakage current problem and the influence of temperature variations. Therefore, parameters for the MC-Tr, threshold voltage (V th), and the boosted voltage for the gate bias can be scaled down, and it is possible to determine the Vth of the MC-Tr simply (0.45 V at K=0.4) for the satisfaction of the small leakage current, for high speed and stable operation, and for high reliability (VPP is below 2 VCC). They are applicable to subquarter micron DRAM's of 256 Mb and more

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:30 ,  Issue: 4 )