By Topic

Vertical processing systems: a survey

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Fet, Y.I. ; Acad. of Sci., Novosibirsk, Russia

Work with associative memories and associative-array processing has culminated in the development of fine-grained single-instruction, multiple-data computing systems, called vertical processing systems, that employ bit-slice sequential processing. After reviewing the engineering characteristics of various commercial and research models such as the DAP, MPP, and CM, this survey proposes a combined architecture that links a VPS with a set of highly specialized, homogenous coprocessors

Published in:

Micro, IEEE  (Volume:15 ,  Issue: 1 )