By Topic

A 320 MHz CMOS triple 8 bit DAC with on-chip PLL and hardware cursor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Reynolds, D. ; Analog Devices Inc., Wilmington, MA, USA

A 320 MHz triple 8 bit DAC with on-chip phase-locked loop (PLL), hardware cursor function, and an architecture that relies on time-interleaved logic blocks is presented. Overall device performance is optimized by operating different portions of the circuit at different frequencies and combining parallelism with time-interleaving to minimize the hardware cost. Clock multiplication by the on-chip PLL improved the maximum frequency of operation of the prototype circuits by 20 percent. The PLL operates from 20-500 MHz and has a peak-to-peak jitter of 60 ps at an operating frequency of 432 MHz. The 10 mm×10 mm chip was fabricated in a 0.8 μm CMOS process and dissipates 1.54 W from a single 5 V supply

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:29 ,  Issue: 12 )