By Topic

An integrated approach to state assignment and sequential element selection for FSM synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
M. Mehendale ; Texas Instrum. (India), Bangalore, India ; B. Mitra

The state encodings and the type of sequential elements have a significant impact on the combinational logic area of a synthesized FSM. Unlike most of the existing approaches, the algorithm presented in this paper does both state assignment and sequential element selection (D and T type flipflops) so as to realize area efficient FSMs. The synthesis problem modelled as an optimization problem has been solved using a stochastic evolution based algorithm. A cost function having a good correlation with the synthesized area has been developed. The paper presents a D-domain transformation technique that enables this cost function to evaluate FSMs using non D type flipflops. The results over 17 MCNC FSM benchmarks show that the integrated approach using D and T type flipflops consistently gives lesser area than one or more of the existing state assignment schemes

Published in:

VLSI Design, 1994., Proceedings of the Seventh International Conference on

Date of Conference:

5-8 Jan 1994