By Topic

Hierarchical reconfiguration of VLSI/WSI arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
D. Bhatia ; Dept. of Electr. & Comput. Eng., Cincinnati Univ., OH, USA ; R. Rajagopalan ; S. Katkoori

We present a reconfiguration algorithm for yield enhancement of VLSI/WSI arrays. Our algorithm, is based on row/column elimination. We introduce the notion of element-bypass and use it to eliminate partial row(s) and partial column(s). In doing so we enhance the harvest greatly. Experimentally we are able to attain harvest which is many folds better than that reported in comparable studies. Our method has no hardware overhead and compares well with other methods that have substantial hardware overhead

Published in:

VLSI Design, 1994., Proceedings of the Seventh International Conference on

Date of Conference:

5-8 Jan 1994