Cart (Loading....) | Create Account
Close category search window

Fast subspace decomposition

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Guanghan Xu ; Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA ; Kailath, T.

Many recent signal processing techniques in various areas, e.g., array signal processing, system identification, and spectrum estimation, require a step of extracting the low-dimensional subspace from a large space. This step is usually called subspace decomposition, which is conventionally accomplished by an eigendecomposition (ED). Since an ED requires O(M3) flops for an M×M matrix, it may represent a barrier to the real-time implementation of these algorithms. The authors present a fast algorithm for signal subspace decomposition, which is termed FSD, that exploits the special matrix structure (low-rank plus identity) associated with signal subspace algorithms and requires only O(M2d) flops, where d(often≪M) denotes the signal subspace dimension. Unlike most of alternatives, the dimension of the signal subspace is not assumed known apriori and is estimated as part of the procedure. Moreover, theoretical analysis has been conducted, and its results show the strong consistency of the new detection scheme and the asymptotic equivalence between FSD and ED in estimating the signal subspace. Their new approach can also exploit other matrix structure common in signal processing areas, e.g., Toeplitz or Hankel, and thus achieve another order of computational reduction. Moreover, it can be easily implemented in parallel to reduce further the computation time to as little as O(Md) (using O(M) simple processors)

Published in:

Signal Processing, IEEE Transactions on  (Volume:42 ,  Issue: 3 )

Date of Publication:

Mar 1994

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.