By Topic

RTL design verification by making use of datapath information

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Fujita, M. ; Fujitsu Labs. Ltd., Kawasaki, Japan

An RTL (register level) design verification method that first separates a given design into a datapath and a control circuit and fully utilizes information obtained from the datapath when verifying the control circuit is presented. The method has been successfully applied to the verification of a real 20K-gate chip that performs interface control between processors and networks in a parallel machine. So far, one fifth of the functions of the chip have been verified, in less than a 1 min on SPARC2

Published in:

Computer Design: VLSI in Computers and Processors, 1992. ICCD '92. Proceedings, IEEE 1992 International Conference on

Date of Conference:

11-14 Oct 1992