Referenced Items are not available for this document.
The authors present a technique of employing pin assignment to improve the physical design of printed circuit boards. The technique is based on all pins of ASICs, and reduces wire lengths and via count. Design time is reduced by automation and a top-down design procedure. An algorithm for the pin assignment problem is presented, and the combination of pin assignment with global routing is described
Published in:
Design Automation Conference, 1992., EURO-VHDL '92, EURO-DAC '92. European
Date of Conference: 7-10 Sep 1992
- Page(s):
- 209 - 214
- Meeting Date :
- 07 Sep 1992-10 Sep 1992
- Print ISBN:
- 0-8186-2780-8
- INSPEC Accession Number:
- 4493518
- Conference Location :
- Hamburg
- Digital Object Identifier :
- 10.1109/EURDAC.1992.246241
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
