By Topic

A high-speed parallel pipelined ADC technique in CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
C. S. G. Conroy ; Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA ; D. W. Cline ; P. R. Gray

A new architecture consisting of a time-interleaved array of pipelined A/D converters (ADCs) is presented. A prototype has been designed consisting of four switched-capacitor (S/C) multistage pipelined ADCs in parallel. Digital error correction is employed to ease comparator accuracy requirements. A key circuit issue is the design of a high-speed sample-and-hold (S/H) amplifier. A fully differential, mostly NMOS, unfolded cascode operational amplifier topology is used. Results from an experimental chip implemented in 1 mu m CMOS are presented.<>

Published in:

VLSI Circuits, 1992. Digest of Technical Papers., 1992 Symposium on

Date of Conference:

4-6 June 1992