By Topic

Low power on-chip supply voltage conversion scheme for 1G/4G bit DRAMs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Takashima, D. ; Toshiba Corp., Kawasaki, Japan ; Watanabe, S. ; Fuse, T. ; Sunouchi, K.
more authors

A new low power on-chip supply voltage conversion scheme is proposed. This scheme connects two or more DRAMs in series to make up for the large gap between the external and internal supply voltages. As large as a 50% power dissipation reduction has been successfully verified using the test system. This device is seen to be promising for voltage conversion in forthcoming gigabit DRAMs.<>

Published in:

VLSI Circuits, 1992. Digest of Technical Papers., 1992 Symposium on

Date of Conference:

4-6 June 1992