By Topic

New decoding architecture to reduce peak current and its implementation to 4 M ECL SRAM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
A. Ohba ; Mitsubishi Electr. Corp., Hyogo, Japan ; H. Sato ; T. Hirose ; A. Hosogane
more authors

The authors describe the multitiming buffering architecture (MTBA) and the pseudo hierarchical word decoding architecture (pseudo-HWD). These architectures have been implemented on a 4M emitter-coupled logic (ECL) SRAM with a 0.6- mu m BiCMOS process, and have effectively reduced the peak current of the decoding circuit by 32% and maximum di/dt by 63%, as compared with the three-level HWD. The SRAM achieved a 7-ns access time and a 160-mA active current at 50 MHz.<>

Published in:

VLSI Circuits, 1992. Digest of Technical Papers., 1992 Symposium on

Date of Conference:

4-6 June 1992