By Topic

A CCD/CMOS based imager with integrated focal plane signal processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Keast, C.L. ; Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA ; Sodini, C.G.

A focal plane processor, which performs image acquisition, smoothing, and segmentation, has been designed, fabricated, and characterized, using CCD/CMOS. Image brightness is transferred into signal charge using standard CCD imaging techniques. The two-dimensional Gaussian smoothing operation is approximated by a discrete binomial convolution of the image with a fully controllable support region. The design incorporates segmentation circuits with variable threshold control at each pixel to preserve edges in the image. Once processed, the image can be read out using a standard CCD clocking scheme. The design reduces requirements on subsequent signal processing circuits and eliminates the need for a spatial anti-aliasing prefilter.<>

Published in:

VLSI Circuits, 1992. Digest of Technical Papers., 1992 Symposium on

Date of Conference:

4-6 June 1992