By Topic

Circuit technologies for a 12 ns 4 Mb TTL BiCMOS DRAM at 3.3 V operation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Y. Yokoyama ; Hitachi, Ltd., Ibaraki, Japan ; K. Nakagawa ; N. Akiyama ; T. Ohta
more authors

Circuit technologies are described for a 4-Mb transistor-transistor logic (TTL) BiCMOS DRAM with a 12-ns access time. Successful 3.3-V operation is reported. New circuit technologies, such as a dynamic pull-up input buffer, a common drain BiNMOS decoder, and a direct bootstrap and two-level precharge architecture of the TTL output buffer, make it possible to realize fast access DRAMs. Detailed circuit descriptions of the input buffer and decoder and output buffer are provided, together with a tabular design summary.<>

Published in:

VLSI Circuits, 1992. Digest of Technical Papers., 1992 Symposium on

Date of Conference:

4-6 June 1992