By Topic

A 13000 gate 3 layer metal bipolar gate array

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
B. Coy ; Appl. MicroCircuits Corp., San Diego, CA, USA ; A. Mai ; R. Yuen

A 13000 gate ECL TTL (emitter-coupled logic/transistor-transistor logic) bipolar logic array featuring 100-ps/gate delay has been developed. A revolutionary design technique was used to significantly reduce the worst-case power consumptions to less than 10 W. A bipolar channelless architecture helps minimize interconnect delay, but still maintains cell utilization to well over 95% without the use of quad-level metal

Published in:

Custom Integrated Circuits Conference, 1988., Proceedings of the IEEE 1988

Date of Conference:

16-19 May 1988