By Topic

A reconfigurable systolic array for real-time image processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Gunzinger, A. ; ETH, Zurich, Switzerland ; Mathis, S. ; Guggenbuhl, W.

A reconfigurable systolic array is described. The concept centers on the direct mapping of a static data flow into hardware; each node (or group of nodes) of the data flow graph is replaced by a processing element (PE). Several PEs can be grouped together forming an optimal interconnection structure to process subgraphs. This architecture permits implementation of most algorithms that can be described using static data flow graphs. This class of algorithms encompasses most common signal processing applications

Published in:

Acoustics, Speech, and Signal Processing, 1988. ICASSP-88., 1988 International Conference on

Date of Conference:

11-14 Apr 1988