Cart (Loading....) | Create Account
Close category search window
 

An analog front end for full-duplex digital transceivers working on twisted pairs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Agazzi, O. ; Harris Semicond. Corp., Melbourne, FL, USA ; Adan, A.A.

An analog front-end chip fabricated in a 4- mu m CMOS process has been described. The chip, together with a digital signal processor, implements a full-duplex transceiver for twisted pairs. A fully differential architecture has been used in all the analog signal-processing blocks to get high dynamic range and common-mode noise rejection. The front-end output is a 12-b word generated by a 6- mu s A/D (analog-to-digital) converter with autocalibration, with a linearity better than 1 LSB.<>

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:24 ,  Issue: 2 )

Date of Publication:

April 1989

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.