Close category search window
 

SET to RESET Programming in Phase Change Memories

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Karpov, I.V. ; Intel Corp., Santa Clara, CA ; Kostylev, S.A.

Experimental data on details of SET (crystalline) to RESET (amorphous) transition are presented for Ge2Sb2Te 5 (GST) nonvolatile memory cell. It is shown that the main source of heat for a SET to RESET transition is the GST bulk and interface regions instead of the contacting electrode. A small-contact-area electrode is used primarily to supply current into and minimize heat loss from the chalcogenide. Increasing bottom contact resistivity offers a scaling path for RESET current with no electrical penalties

Published in:
Electron Device Letters, IEEE  (Volume:27 ,  Issue: 10 )

Date of Publication: Oct. 2006

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.